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ABSTRACT 
Propagation delay in CMOS circuits is becoming increasingly critical with 
tightened test specifications and inherent accuracy problems with automated test 
equipment. In addition, there are considerations of thennal resistance due to 
plastic packaging and leadframes. This thesis will analyze the effects of series 
parasitic resistances, mobility de_gradation, channel length, and interconnect on 
propagation delay in 1.25 micron CMOS technology. 
The introduction of the thesis shall contain preliminary infonnation on 
research/experimentation concerning propagation delay with a more detailed 
account in section 1.2 of this paper. This is followed by a discussion of key 
parameters and their effect ori propagation delays. Finally, an equation for 
propagation delay will be developed which extrapolates data from experimental 
results of varying channel length, contact resistance, poly sheet resistance, and 
power supply voltage. 
E·xperimentally, a l .25 micron CMOS line driver is being used as the test 
vehicle. Contact resistance shall be varied by utilization of a rapid thermal 
anneal, poly sheet resistances are varied by diffusion, and channel length is varied 
by the use of a compensated reticle. Data collection is performed by 1/V analysis, 
1 
Takeda-Riken test set readings, and pspice simulation.s. 
In conclusion, actual results were compared against theoretical results and it 
was found that contact resistance was the primary parasitic effect in l.25µm 
technology. The effects of sheet resistances on propagation delay were found to 
be negligible or contradictory to theory as in the case of P+ sheet resistance and 
can probably be explained by the sn1all stati~tical sample taken for analysis. The 
overall value of propagation delay per gate as determined experimentally agreed 
within 15 percent of the values predicted analytically, and this discrepancy was 
attributed to the test systems capacitive loading. 
2 
1. INTRODUCTION 
The speed and power dissipation of metal oxide semiconductors (MOS) 
very large scale integration (V~SI) circuits are based on· the propagation delay 
and power dissipation of a basic gate with appropriate loading condi
tions. With 
technology improving and linesizes going sub-micron, it becomes im
perative to 
find methods of characterizing/reducing power dissipation and propa
gation delay 
effectively. Transistor parameters, used to physically describe 
the actual 
transistors, including gate oxide thickness, channel length and wi
dth, contact 
resistances, etc .. are the key factors in detennining propagation del
ay. Studies 
have been ongoing to characterize key parameters and model their
 effects on 
propagation delay. Work by Marvin H. White[lJ developed an analytical 
expression for propagation delay in terms of device modeling and
 fabrication 
parameters. Propagation delay was broken into an intrinsic delay, 
the i~ternal 
transit time based on carrier mobility and channel length, and an ext
rinsic delay 
based on capacitive loading and saturation drain currents. New 
methods of 
detennining source and drain resistances have been developed by P
aul I. Siciu 
and Ralph L. Johnstonl21 which take measurements from many ident
ical (except 
that their channel lengths differ by a known amount) MOS transistors, setup 
current equations for each, and solve ~hese equations simultaneously 
to arrive at 
s9urce/drain resistance. Mechanisms which degrade speed perfonnan
ce in MOS 
3 
circuitry having received attention include the velocity saturation of channel 
carriers, the effect of series parasitic resistances, the delay associated with 
interconnect, channel modulation factors, capacitance effects, and voltage/hot 
electron limitations. 
4 
1.1 Scope of this Thesis 
The organiz.ation of the thesis shall flow from a discussion of first and 
second order current equations for a metal oxide semiconductor field effect 
transistor (MOSFET) to the development of an analytical fonnula for propagation 
delay. Emphasis will be placed on development of equations for propagation 
delay for the inverter and the incorp·oration of carrier mobility effects, series 
parasitic resistance effects, capacitance effects, interconnect effects, and channel 
length variation into the equation. The experimental data will then be compared 
to the theoretical estimates and conclusions will be drawn. 
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1.2 Background of Research on Propagation Speeds 
Many papers in this field were inspired by the effects of scaling on the 
performance of MOS circuits. Speed limiting factors are discussed by Kamohara, 
Matsuzawa, Wada, and Natoril3J in their work with O.lµm MOSFETs. They have 
cited drivability enhancement due to velocity overshoot but on the other hand, 
dri vability degradation occurs due to parasitic resistances and mobility 
degradation. El-Mansy.l4J has cited velocity saturation, parasitic source-drain 
series resistance, finite channel thickness, and hot~carrier effects as the 
performance limiters when .scaling devices. Shichijol51 examines the relative 
contribution to gain/device current degradation of diffusion resistance, high 
perpendicular electric fields, con tact resistance,. and 
. . 1nvers~on layer 
capacitance(when gate oxide thickness is the same as the inversion layer 
thickness). Other papers concentrated on one. specific area such as Perera and 
Krusius'l6l work on measuring parasitic source-drain resistance for ultra small 
devices. Their work shows extrinsic resistance, the res'istance associated with the 
source/drain region except for gate-source and gate-drain overlap, to be dominant 
when source/drain sizes fall below 0.6µm-0~8µm. Additionally, Ngl71 , and 
Baccaranil81 have done research on the spreading resistance due to current 
crowding at the end-points of a FET channel and conclude that this effect is non-
negligible when device channel lengths become very short. Suciu and Johnstonl21 
6 
derive an experimental method for extracting source and drain resistance from the 
measurements of two or more transistors that are identical except that their gate 
lengths differ by a known .amount. Interconnection effects have been studied by 
Bakoglul91 with an emphasis on modelling and circuit strategies(use of repeaters, 
cascaded inverters, etc ... ) to achieve better propagation delay performance. 
Finally, research done by White! 11 showed an actual derivation of propagation 
delay which included the effects of mobili"ty degradation. CMOS transistors with 
varying channel lengths(0.5 to 40µm) and widths (2 to 128µrn) were used to 
calculate static modeling parameters and 1-V characteristics. Two-input nand 
gate delay chains were used to determine propagation delay and power dissipation 
as a function off abrication parameters. 
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2. BODY 
2.1 Strucure of the MOSFET 
In MOSFET operation, the channel current is controlled by a voltage 
applied at a gate electrode which is isolated from the channel by an ins
ulator. 
Referring to figure 1, the gate electrode(nonnally polysilicon or aluminum) is 
located above a thin layer of insulator, the gate or thin oxide. The two r
egions 
referred to as the source and drain are areas in the substrate implante
d with 
dopants(Boron, Phosphorus, Arsenic, and others). The substrate, predominately 
silicon, is p-type in our figure. The channel refers to the area between the 
source 
and drain regions for each device with its length and width as shown. Fi
gure 1 
represents both an n-type and p-type device fabricated in a p-tub and
 n-tub 
respectively. Also shown are the chanstops which are used to electrically se
parate 
adjoining devices. 
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Figure 1. CMOS Device Structure 
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2.2 First Order Equations/or A MOSFET 
Before studying propagation delay for CMOS circuitry, some basic 
equations for drain current are defined along with their effective region of 
operation. MOS transistors have three regions of operation and they are the cut-
off region, the linear(triode) region, and the saturation(pentode) region. In cut-
off, the drain current is very small(approximately zero) since there are no free 
minority carriers(in an n-device, the electrons are the minority carriers). Hence, 
when V GS -'- VrE < 0 the drain current becomes, 
I iJs==O (1) 
where V GS represents the voltage from gate to source, VrE is the threshold 
voltage, and IDS is the source to drain. current. As the gate voltage. is increased, 
minority carriers, attracted by the positive charge between the gate and source, 
concentrate at the surface and a channel is fonned between the source and drain. 
The linear region of oper~tion begins when V GS - VrE > V DS > 0. The effective 
current then becomes: 
Vos2 
los = P[(V cs - VrE)Vos -
2 
] (2) 
where V DS is the voltage from drain to source, and P represents a processing gain 
factor given as: 
10 
where, 
E = permittivity of the gate insulator(farads I cm) 
L = channel length 
W = channel width 2 
µe.ff = effective carrier mobility cm 
v-sec 
C0 x = capacitance of the thin oxide(-Pf2 ) µm 
As the gate voltage i.s further increased, the drain current increases to a level 
where the current remains f4irly constant. This region of operation is referred to 
as saturation and it occurs when O < V cs - VrE < V 05 . The current is then given 
by: 
where VrE is termed the threshold voltage and represents the value of the voltage 
across the gate and source necessary to induce current flow from the. source to the 
drain. The equation for VrE is given below by WestellOJ but not further defined in 
detail in this thesis: 
where Vr0 is the threshold voltage when Vsb(the substrate ·bias) is zero and 
11 
Tox ----
'Y = -v2qNEs; . Figure 2 shows a CMOS device curve with the three regions of 
Eox 
operauon. 
With the basic equations above, further work on propagation delay is 
developed. It is important at this point to know that many second order effects 
will be incorporated into these basic equations, but they serve as a good reference 
point 
12 
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Figure 2. MOS Device Region of Operation 
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2 .3 First Order Propagation Delay Equation 
Propagation delay in MOS technology is dominated by the switching speed 
of a basic gate, the rise and fall times, and can be approximated accordinglyll l
J 
An input transition either results in charging the load capacitance towards V DD
, 
rise time, or discharging the load capacitance towards V55 , fall time. Intrinsically
, 
the fall time is faster since the carrier mobility of an n- type transistor is faste
r 
than the .P-type. Before going through the derivation, the following tenns are
 
defined: Rise Time, trise, is the tin1e for a waveform to rise from 10 percent to 90 
percent of .its steady-state value. Fall Time, tfall, is the time for a wavefonn to fal
l 
from 90 percent to 10 percent of its steady-state value. Delay Time, tdelay, is the 
time difference belween input transition (50 percent level) and the 50 percent 
output level. Initially, the n-device is cut-off and the load capacitor is charg~ to
 
V DD. With the application of an input voltage from zero to 5 volts, the voltage on 
the capacitor begins to drop. The n-dev.ice becomes saturated, the capacito
r 
voltage is greater than VDD minus the threshold voltage for the ·device, as the
 
equivalent circuit in Figure 3 shows and continues in this mode until the the
 
voltage on the capacitor is less than or equal to V DD minus the. threshold voltage
 
for the device. The n-device will operate in the linear region when the capacito
r 
voltage becomes equal to or less than (no lower than 0.1 V DD) V DD minus the 
threshold voltage for the device. There are two separate time periods to
 
14 
distinguish. The .first, r11 , is the period where the capacitor voltage drops from 
0.9VDD to (VDD - V,11 ). The second, ti 2, is the period where the capacitor voltage 
drops from (V DD - V, 11 ) to 0.1 VDD. The equivalent circuit equation during 
saturation is: 
Integrating from 0.9VDD, tl, to (Vvo -V1n), t2 gives: 
Solving, 
When the n-type device enters linear region, the integration becomes, 
dVo 
V 2 
o -V 
2(V DD - V,n) o 
Solving the integral and combining with the saturation equation, 
15 
Ci Vrn - 0.1 Voo I 9Vov - 20V tn 
lfall = 2 ( + 0.51n ) (4) 
p,.(Vvv - Vrn) Voo - Vrn Vvv 
Due to the symmetry of CMOS circuitry, the rise time is derived in the same 
manner and the equation is, 
Since the propagation delay in MOS circuits is dominated by the rise and fall 
times, the delay will be approximated to the first order by the equation, 
lfall + t,ise 
lpdel = 4 
(6) 
This equation will be termed the ideal equation for predicting propagation delay 
and shall be compared to the analytical model developed later which incorporates 
second order effects. 
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2.4 Mobility Degradation Due To Velocity Saturation/Surface Scattering 
With increasing channel doping and higher electric field strengths in 
smaller devices, the mobility degradation becomes an important criteria for 
determining speed perfonnance. The c_arrier mobility at the Si-SiO 2 interface is 
affected by both the parallel and perpendicular electric fields. ll 2l A high 
perpendicular electric field at the. interface forces carriers closer to the interface. 
Consequently, the increased surface scattering causes a decrease in mobility. At 
low electric fields, the effect on mobility can be neglected. From experimental 
findings by Sabnis,ll3] the critical electric field for surface scattering (for 
electrons) is 4.2.XI05volts /cm. The effects of velocity saturation and surface 
scattering on mobility have been analyzed by White with mobility being defined 
as: 
I I 1 1 
-=-+-+-
µ µo µs µc 
Where µ0 is the bulk mobility in the absence of surface scattering(µ5 ) or velocity 
saturation(µc) effects. The effect of velocity saturation on mobility, illustrated in 
figure 4 , is approximated as: 
18 
Where L is the channel length and Sc is the electric field parameter for 
longitudinal scattering of carriers in the channel(defined in the equation ). The 
effect of surf ace scattering is approximated by: 
where £5 and E, are the electric fields corresponding to the Si-Si
0 2 interface and 
the inversion layer, respectively, and Ks is the ratio of the pennittivities. The 
mobility can be detennined with the following ~onditions: 
where Qc represents the channel charge for a unifonnly doped substrate and 
where Q8 is the bulk_ depletion charge and C0 is the insulator capacitance pe
r unit 
area. Hence, the mobility is written as·: 
19 
µ= (7) 
where V is the local potential referenced to the grounded source, <t> is the surfac_e 
potential at -strong inversion, Ve; is the gate voltage, V 8 is the substrate voltage, a 
represents the body factor(detennines the threshold shift as a function of source to 
substrate voltage), and V FB is the flat band voltage. The above equation for 
mobility will now be used 1n the next section to fonnulate an equauon for 
propagation delay. 
20 
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2 .5 Propagation Delay Equa(ion- Arzalyrical Model in Saturation 
In fonn ulating a model for propagation delay, it is necessary to include the 
effects of parasitic capacitances, mobility degradation, velocity saturation, 
parasitic resistances, and other second order effects. The effects of mobility 
degradation have been analyzed in the last section, and the results from equation 4 
will be used throughout this section. In. work by Whitelll , a general expression 
for propagation delay for a two input nand gate was developed with the 
expression broken into an intrinsic delay(internal transit time delay), and an 
extrinsic delay (the charging of the node capacitances). With some modification 
for the case of an inverter(the line driver is actually a 4 stage cascaded inverter), 
the expression becomes: 
where, 
22 I 
Ln = channel length of n-device. 
LP= channel length of p-device. 
v" = carrier velocity of n -device. 
vp = carrier velocity of p-device. 
V,n = threshold voltage of n-device. 
V,p = threshold voltage of p -device. 
In = saturation drain current for n-device. 
Ip = saturation drain current for p-device. 
C1 = load capacitance. 
To describe the load capacitance in an analy.tical fashion, we write: 
where 
M = fanout = 2 in the inverter case. 
Wn = channel width of n-type device. 
WP = channel width of p-type device. 
Ln = channel length of n-type device. 
Lp = channel length of p-type device. 
C
0
x = oxide capacitance per unit area. 
Cp = parasitic capacitance per unit area. 
(9) 
In White's~11 development of an expression for propagation delay, the gates were 
identical in regards to their loading effects and also their channel lengths and 
widths and therefore he was able to develop his expression on a per gate basis as 
opposed to an aggregate delay. However, ·in the case of the cascaded: inverters 
studied in this thesis the channel widths vary through each stage of the cascade. 
23 
The fallowing exercise shows that as long as the ratios of the n-channel widths to 
the p-channel widths remains constant throughout each stage, the expression 
developed by White! lJ remains valid and calculations can be made on a per gate 
basis. Using a first order approach with equations 8 and 9 and considering the 
extrinsic delay only, propagation delay becomes: 
neglecting V,n, V,p, and C0 x while approximating I as W, the expression becomes, L . 
Solving, 
Hence, as long as the ratio of W n to WP remains constant, the delay is a function 
of channel length. Equations 8 and 9 take into account the second order effects of 
velocity saturation due to critical electric field and of surface scattering due to 
high electric fields. However, the effects of interconnect and series parasitic 
resistances are not included yet. As will be seen in later sections, the series 
24 
paras1uc resistances have a n1aJor impact 1n the contact areas(windows, v1as, 
etcs ... ) where they reduce the drive current which is necessary to charge the load 
capacitance of each inverter stage. In addition, a more thorough understanding of 
parasitic capacitances needs to be developed. 
25 
2 .6 Modified Saturation Drain Currents 
The saturation current given in equation 3 is g
ood for a first order 
approximation, however, for 1nore accurate estim
ation the effects previously 
studied will be incorporated into the equation. T
he effects of parasitic series 
resistances are included in the terms for en and e
P where the drain senes 
resistance is not included since the drain has lit
tle effect in saturation. The 
saturation drain currents are written to provide a 
continuous transition between 
low and high longitudinal eiectric .fields and are give
n by: 
where,r 14l 
26 
(10) 
( 11) 
(12) 
(13) 
where T ox is the gate oxide thickness, Ecn and Ecp are th
e critical electric fields 
for surface scattering, £ox is the dielectric constant o
f ~e oxide, Es; is the 
dielectric constant of silicon, vp.rnr is the sa_turated velo
city of holes in the p-
device, Rr is the total series resistance as given in equ
ation 22, p is the gain 
constant as defined on page 11, and vn.rnr is the saturJted
 velocity of electrons in 
the n-device. As equations 12 and ·13. show, the series 
resistance degrades the 
effective velocity and hence the saturation drain current. 
27 
2. 7 Capacitance £fleets 
Equation 9 included a tenn for parasitic capacitances and these will be further 
developed in this section. Cp represents the parasitic capacitance due to 
interconnect, overlap, and junction capacitances. Figures 5 and 6 visually 
represent the parasitic capacitances present. 
where, 
In saturation, the intrinsic gate capacitances are: 
Cgd = 0 
2 A 
Cgs = -(Eox-) 
3 Tux 
( 14) 
(15) 
T 0x = oxide thickness of gate o;xide. 
A = area of the gate. 
E
0
x = di(!lectric constant = 35.416X 10-,--4 
Cgd = gate drqin parasitic capacitance. 
( 16) 
C gb = gate substrate parasitic capacitance. 
C gs =.gate source parasitic capacitance. 
The diffusion regions, the source and drain, have a capacitance to substrate 
that depends on the voltage between the diffusion regions anq substrate, as well as 
the effective area of the depletion region separating diffusion and substrate. Total 
diffusion capac.itance can be approximated by the following equation: 
28 
where, 
Cja = junction capacitance per wn 2 
C1P = periphery capacitance per wn 
2 
a = width of diffusion region 
b = extent of diffusion region 
Typical v~lues for C1a and C1p are: 
C1a" = IXI0-4 pf !wn
2 
C1ap = IX 10-4 pf lwn 
2 
C1p" =9XI0-4 pf!wn
2 
c)Pp = 8XI0-4 pf lwn 2 
Hence, in saturation: 
(18) 
(17) 
The above equation includes all the parasitic capacitances which are being 
considered in this thesis except the capacitance of interconnect which is 
developed in that section. For our case of the 4 stage cascaded inverters, the load 
capacitance (described above .as Cp) is the sum of the gate capacitance of other 
inputs connected to the output( i.e. the next stage), the diffusion capacitance of 
the drain regions connec_ted to the output(i.e. the same stage), and routing 
29 
capacitance between the output and other inputs. 
30 
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2 .8 Effect of Series Parasitic Resistance 
In order to incorporate the effects of series source"'drain resi
stances in the 
equation for propagation delay, a n1odel to analyze parasi
tic resistances is 
presented. The different con1ponents of series resistance was 
shown by Ng and 
Lynchl7J in figure 7 to be contact resistance(Rc0 ), diffusion sheet resistance(R.,
.n), 
spreading resistance(Rsp ), and a cc urn ulation layer resistance(Roc ). The cont
act 
resistance is defined as the resistance between the top metal 
and the diffusion 
underneath the leading edge of the contact. The sheet resistance
 is proportional to 
the spacing between the contact and gate and can be ignored if 
the source/drain is 
-silicided and self-aligned to the gate. The spreading and a
ccumulation layer 
resistances are defined by Ng and Lynch [ISJ with the assumptio
n that the current, 
after leaving the channel, is first confined to the accumula
tion layer before 
spreading into the bulk. Equations for each of the·se resistances 
will be developed 
later. Diffusion sheet resistance equations hav~ been proposed 
by Shichijo[SJ and 
Scottf161 which assume the bulk resistivity ·in the n+ or p+ layer i
s not constant but 
actually increases with smaller junction depths. Their equation for sheet 
resistance is: 
1 n 
Pooc X, 
1 
where n = 5 for a boro_n p+-n junction. However, .recent work by Lunnon[l 71, 
33 
Mikoshibal 18l, Liul 19l, and Daviesl20J have shown that with rapid thennal 
annealing and implantation into pre-amorphized silicon, the assumption of a non-
constant bulk resistivity is invalid. N gl7l has shown that the bulk resistivity can 
be treated as constant, therefore, the equation for sheet resistance becomes, 
where, 
PoS 
Rsh = --
W 
W = device ivicitlz. 
Po= _e_ = sheet resistance per square. 
(19) 
X;. 
p = average bulk resistivity in the n + or p + layer. 
X1 = junction depth in cm. 
The contact resistance is a function of both contact resistivity between the 
metal and diffusion layer and sheet resistance per square of the underlying n+ or 
p+ layer. Contact resistance has been well characterized by Bergerl211 and 
Murrmann and Widmannl221 to be: 
Rea= --f PoPc coth(I- ~) 
W ~\J Pc , (20) 
where, 
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I= length of window contact 
W = device width 
Pc = contact resitivity (ohms I square) 
Po = sheet resistivity (ohms I square) 
Equation 20 shows that an increase in 1 will tend to decrease contact 
resistance, decrease the maxinnnn current density, and increase the effect of 
current crowding(the relative current change with distance from the edge of the 
contact). The limits of con.tact resistance were found by Ng and Lynchl7J to be: 
R ::: -"1PoPc. ~ ('() if / > 1.5 Po 
· iv 
and 
Rw = ·~:/ if I< 0.6~ 
The spreading resistance due to current crowding at the ends of a FET's 
channel has been analyzed by Baccarani18J and is extremely critical for future 
designs since it is insensitive to scaling and increases with the increase of 
source/drain junction resistivity. The contribution to total senes parasitic· 
resistance becomes a key factor" when dealing with short channel devices. 
Analytical expressions for the spreading resistance have been developed by 
Baccarani[81 and Ng[231 which describe the· spreading resistance as a function of 
junction depth, inversion channel thickness, channel width, and bulk resistivity. 
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The equation as developed by Ngl 23 l ,with the graphical model given by figure 8, 
1s: 
-~ xJ Rsp, - ln(0.58 . ) 
n:W Xe 
where W is the width of the device, X1 represents the junction depth of the 
source/drain, Xe represents the channel thickness, and p represents the local 
resistivity in the vicinity of the channel end. This equation differs from 
Baccarani' sl81 in that the local resistivity is used instead of the bulk -resistivity and 
that the assumption of an abrupt transition between the source and channel is not 
used. Using the local resisfivity is important for accuracy as figure 9 shows the 
differences in resistivity for different doping concentrations. However, the 
agreement of Baccarani'sl8l and Ng'sl 23 J equations for spreading resistance are 
within 7 percent and are adequate for our development of propagation delay. lri 
light of the above discussions on series resistance, some general statements can be 
made. From the above limits, contact resistance can be decreased by increasing 
the window length but this increases the source/drain area which leads to an 
increase . In capacitance and can degrade speed performance . The 
spreading(injection) and accu·mulation layer resistances have been shown by Ng 
and Lynchl15l to decrease with the decrease of the effective channel length, due to 
the increase in the normal field. Studies of the effects of series resistance in both 
36 
the linear and saturation regions of operation show that series resistance is more 
detrimental in the linear region than in the saturation region. In the triode 
region(linear), series resistance on the source side reduces the drain bias as well 
as the effective gate voltage. In the saturation region, the reduction in drain bias 
has no effect on the current. To conclude, Rea dominates the parasitic resistance 
if channel lengths are small, but spreading and accumulation layer resistances 
become the key parameter for larger channel lengths. Sheet resistance has little 
effect and therefore the main advantage of self-aligned silici_ded source and drain 
areas is the increased contact area which decreases the contact resistance. Ng and 
Lynchl7J have found for CMOS circuits, the maximum degradation in speed due 
to series resistance effects was a 12-27 percent compared to the ideal with no 
series resistance. Hence, the effect of all the parasitic resistances can be 
combined into one total series parasitic and it is given by: 
(22) 
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2 .9 Effect of Interconnection 
Propagation delay of interconnection is an important factor in detennining the 
speed perfonnance of VLSI circuits since RC time delay increases rapidly as 
interconnect dimensions are reduced. The model developed by Sakurail241 uses a 
distributed RC line(to model polysilicon interconnect) with a drive MOSFET at 
one end and a capacitive load at the other end. Equations for propagation delay 
are developed from the equivalent circuit listed in figure 10. The equations 
developed by Sakurai!24 l agree with Meind1l9l anµ Hatamian's!251 findings. The 
model states that as a step voltage is applied to the gate of the drive MOSFET, the 
response at node 2(refer to figure 10) is written as:. 
I VDD I 
V 2(s ) = , TD(s ) (23a) 
s 
The time domain response can be evaluated using Heaviside's. expansion theorem 
where the poles of equation 23a can be denoted by O,cr1, cr2, etc. The time· 
domain response becomes, 
(23b) 
where, 
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............. 
Ci=(-1) _,-- 2 2 2 2 . 
~o1 ((1 + Rr ak )(1 + Cr a, ) + (Rr + Cr>< 1 + RrCro1)) 
,, 
Rr=-
R 
c, 
Cr=-
C 
and ,, is the resistance of the driver, c, 1s the load capacitance including the gate 
capacitance to be driven, R is the total resistance of w.iring, C is the total 
capacitance of wiring, r is the resistance of wire per unit length, and c is the 
capacitance of wire per unit length. In the expansion of equation 23b, terms 
higher than the third can be neglectedl 24 I and equation 23b can be approximated 
within 4 percent accuracy as: 
I 
v2(l ) -o1t 
-- = 1 +C1*e 
Voo 
By noting the linearity of delay versL1s Cr and Rr from experimental data and by 
using constants developed by Sakurai124 l and Meindll9l, the equation for 
propagation delay can be expressed in a simple form as: 
Tpdel . = l .02CR + 2.21 (c1r1 + c1R + r,C) (23) 
wire · 
Equation 23 is a very accurate (within 1.1 percent) estimate of the interconnect 
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delay and is used in the next section for cascaded inverters. ·All tenns in equation 
23 are defined below (please refer to figure 11 for a physical description): 
L 
w 
Lmax 
R = p . . 
W wireHwire 
The capacitance of the center line of three adjacent lines above a ground plane is 
expressedl261 as: 
W H . 0.222 W . H . H . 0.222 t 
Cwire = 1.15 wire + 2.80( wire ) + (0.06 wire + 1.66 wire - 0.14( wire ) )( fox ) 
f Jox t fox lJox lfox !Jax Wsp 
This expression has an error of less than 10 percent over a wide range of 
H Yr ire W wire d W sp 
--,-- --'-· - an The accuracy is consistent with similar work on this 
f Jox lfox lfox 
topic by Ruehli,l271 Dang,l281 and Brennan.1 291 To gain a physical understanding 
of the interconnect delay, equation 23 is -rewritten to show the effect of line 
length: 
From equation 25, the approxirnate delay for very short lines is r, *CL· These 
very short connections are typical for interconnections appearing among logic 
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gates within a logic function. For longer line lengths, typical for most on-chip 
metal connections ,CL <r1c, and the approximate delay is given by: 
_ Lr, 6 Tdely . --3* 10 cm/sec 
w1.re z 
0 
where Z0 = -~ = 377p. For very long lines, the delay increases quadratically 
'.J Ea 
with line length and imposes a severe limitation to speed performance. In relation 
to interconnect material and circuit size, the delay of aluminum .lines and modest 
VLSI circuits are dominated by the on resistance of the drive transistor, r1• 
However, for larger VLSI circuits and for polysilicon lines, the iDterconnect delay 
is controlled by the resistance of the line, r. 
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2 .10 Interconnection Propagation Delay of 4-Stage Cascaded Inverters· . 
Using the results of the previous section, we will derive the equation for 
interconnect delay using cascaded drivers. The technique of using cascaded 
drivers in driving large capacitive loads is well studied and optimizes the sum of 
the delay caused by charging the input capacitances of the drivers and the 
interconnection propagation delay. Rearranging equation 23, total delay as. 
defined by Meind1[ 9J is expressed as: 
(25) 
where e is the base of the natural logarithirn, R0 is the output resistance of the 
1nini1num size inverter, and C0 is the input (gate) capacitance of the minimum 
size inverter. 
Inspection of equation 25 reveals that cascaded inverters minimize the r1c term 
in equation 23 but have no effect on the re tenn. This method is useful for short 
interconnect(R is small as in our case) or when R0 is dominant. 
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2.11 Test Circuit Schematic 
Figure 12 represents the schematic for the test vehicle, a 1.25um MOS line 
driver. Experimentally, propagation delay on the outn channel was collected by 
using a Takeda-Riken test machine which i_s accurate to within 125 pico seconds. 
The fallowing are the capacitances, resistances, channel lengths and widths for 
each stage of figure 12: 
Stage 1: 
O. l 2picofarads (pf)/ fanout = 0.24pf 
Ln = 1.Su 
LP= 2.0u 
\Vn = 25.75u 
WP= 73.125u 
c, = 0.796pf 
Stage 2: 
o.·12pf If anout = 0.24pf 
Ln = 1.25u 
LP= 1.75u 
Wn = 77.875u 
WP= 140u 
c, = 2.3pf 
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Stage 3: 
0.12pf If anout - 0.24pf 
Ln = 1.25u 
LP= 1.15u 
Wn = I 95.5u 
WP= 416u 
c, = 5.25pf 
Stage 4: 
C,=I6pf 
Ln = 1.25u 
LP = 1.15u 
ivn = 375u 
H'p = 1078u 
c, = 19.14pf 
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) 
The fallowing values are the same for all four stages: 
VDD = 4.5§V 
Tax= 220A 
V1n = 0.66V 
Vrp = - 1.15V 
E = 35.4X 10-14 
2 
µ = 700 cm 
no V-s2c cm 
µpo= 300 V-sec 
µnEWn Pn = . 
TaxLn 
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2 .12 Final Propagation Equation wirli Second Order Effects 
Starting with equauon 8, a final equation for propagation delay will be 
developed which incorporates all previously discussed effects. The effects of 
senes paras1uc resistances are incorporated into the saturallon drain current 
equations 10 and 11 by defining the following expression: 
I 
Vc·l· = V c·c - foe R (26) J.) J.) .)5QJ S 
I 
where V GS is the external gate voltage, and R5 is the source senes paras1uc 
resistance and is given as one-half of Rr(defined in equation 22 earlier) if the 
drain and source are syn1metric. As equation 22 shows, the parasitic resistance 
includes the diffusion sheet resistance, contact resistance, and spreading 
resistance discussed earlier. Equation 8 has already included the effects of 
velocity saturation and surface scattering and their effect on carrier mobility so 
nothing needs to de done additionally. The effect of interconnect is incorporateq 
into equation 8 by the. addition of an ext.ra tenn. The term is TdelYwire' and is 
defined in equation 25. Thus, the final equation becomes: 
Ln LP . CL Vrn CL Vrp 
T Final d = 0.5(- + -) + 0.5( (Rs)+ (Rs))+ Tdely . (27) 
p V n V p / p / n wire 
where Vn and vp are as given by equations 12 and 13 but V cs is now defined as in 
equation 26. Equation 27 is valid for each stage of the cascaded inverters and 
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should not be cumulated throughout the four stages(except for the interconnect 
term) before comparisons can be n1ade with experimental data. When equation 
27 is fully expanded, the ·equation takes the form of: 
T Final pd= AL 2 + BL + C 
This general fonn of the equation shows the parabolic dependence of propagation 
delay to channel lengths above 1 micron, whereas it implies a linear dependence 
for channel lengths below 1 n1 icron. The C tenn represents a delay caused by th~ 
tin1e necessary to charge the parasitic capacitance to a threshold voltage. In the 
next section, equation 27 is. contrasted against experimental data with parameters 
such as channel length, contact resistance, and poly sheet resistances being varied. 
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3. EXPERIMENTAL RESULTS 
3 .1 Fabrication 
For this thesis, a 1.0 n1icron CMOS single level metal process was used to 
fa bric at~ our devices. The technology uses twin tubs to fa bric ate the n'."device and 
p-device. The substrate used was p-type silicon- lightly doped with Boron. The 
n-tub is implanted with phosphorus at a dose of l.35El3 cm-2 at 50KEV, while· 
the p-tub is implanted with Boron at a dose of 9.0E 12 cm-2 at 50 KEV. Tub 
0 
drive-in at l 150C .develops a tub depth of 1700A nominally. The process uses a 
0 
self-aligned polysilicon gate \Vith a gate oxide thickness of 2 lOA nominally and 
source/drain implants of the n-drain and p-drain of 50KEV ,. I.OE 16 cm-2 and 
60K.EV, 2.3El5 cm-2 respectively. A listing of the critical processing steps is 
contained· in table 1 with special attention given to thicknesses and depths which 
have a contribution to parasitic capacitances/resistances or ·impact delay directly. 
Table 1 also shows the difference for this experiment versus the standard process 
by using asteriks to denote the changes to the standard process. There were three 
main changes. The first was the rapid thennal anneal(N 2 at 900C for 30 minutes) 
where some wafers saw the standard anneal while others saw a limited or no 
anneal in an attempt to vary the contact resistance. Channel lengths/widths -were 
modified with the use of corn pensated reticles to -insure variation in channel 
lengths. Finally, polysilicon sheet resistance was varied from the nominal 25 
54 
ohm 
-- by modification of the phosphorus diffusion. 
D 
55 
3.2 Test Description and Environnzent 
The propagation delay test was pertormed with the following conditions i
n 
effect. A 50 percent duty cycle on the clock was employed with the inpu
t to the 
series of cascaded inverters going frorn low to high after 1 ONS. and falli
ng back 
fro1n high to low after 60NS. All ti1nes are being referenced to time T0 ,
 which 
represents the time before any sti"n1ulus was applied. For propagations fr
om low 
to high and high to low on the outputs, the 50 percent points of the outpu
t pulse 
were used to make the measure1nents. Before these measurements wer
e taken, 
hc)\vever, all pin electronics of the auton1ated test machine were calibrated(both 
the comparators and the drivers) to insure best possible accuracy. In addition, 
offsets should be calculated to detern1ine if there was any difference betw
een the 
values used for calibration of the test machine and the intrinsic threshold 
value of 
the device under test, DUT, but t.esr ti1ne constraints prevented the calcul
ation of 
the off sets. The logic voltage levels for this test were at the power rail
s for the 
VDD 
input levels(V DD and Vss) and were at 2 for the output
 levels. The 
temperature was at 25°C and the actual physical test environment is as sh
own in 
figure 13. It is important to ·note that the cable delay quoted in figure 13
, 3.2ns, 
has already been taken into account in the calibration and all direct r
eadings 
obtained from the machine are device related except for the capacitanc
e of the 
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tester, l 7pf, which tends to exaggerate the propagation delay through the last 
stage of the inverter. 
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TABLE I. 1.0 Micron Twin-Tub Single Level Metal Process Sequence 
process step 
Pattern & implant n-tub 
Grow tub oxide 
Pattern & implant p-tub 
Tub drive-in 
dosage/thickness 
50kEY, l.35El3 Phospurus 
0 0 
1 OOOC, 3950A-4550A 
50kEV, 9.0E12 Boron 
0 0 
11 SOC, l 600A- l 800A 
Pattern GASAD & implant chanstops'i<** 
0 0 
Grow field oxide 9SOC, steam, 6500A-7000A 
0 0 
Grow gate oxide 
Deposit poly/diffuse phosphorus'~.,;;," 
S pu tter/pattem/etch silicide 
In1plant phosphorus drain 
Pattern & implant p-drain 
Nitrogen anneal 
Deposit TEOS spacer 
Pattern & unplant n-dra1n 
Nitrogen anneal 
Deposit & flow BPSG 
Pattern & etch windows 
Sputter & pattern Al 
Rapid thermal anneal Al*** 
Sinter Al 
Deposit & Pattern SINCAPS 
Etch SINCAPS 
Backgrind wafers 
Ship to probe 
950C, 190A-230A 
0 0 
900C, 2700A-3300A 
0 0 
2 OOOA-2600A 
50kEV, 4.0E 13 
60kEY, 2.3E 15 
tJOOC, N 6, 30 mtns 
3750A-4250A 
50kEV, l.OE16 
900C, N 2 , 30 mins 0 0 
I OOOC, 20 mins., 8000A-10000A 
o o· 
tJOOOA- l lOOOA 
330C 
0 0 
7000A-l 3000A 
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3.3 Results 
The split pe_rfonned in this expenn1ent gave vanauons 1n N+ contact 
resistance from 2 ohms to 100 ohms with an outlier at 250 ohms and P+ contact 
resistance from 15 ohms to 120 ohn1s. Sheet _resistances showed variation from 
17 ohm to 40 ohm for the N+ sheet resistance and from 40 ohm to 180 ohm 
0 0 . 0 0 
for the P+ sheet resistance. 
The Results illustrated in figures 14 through 18 were obtained in the following 
manner. The wafers were fully pararnetrically tested per reticle using the existing 
test transi_stors on the circuit and this was 1natched to the test data(from Takeda-
Riken) for the same reticles. These figures clearly show the effect of channel 
length(and subsequently / DS) on propagati"on delay perfonnance. The channel 
length yariation was broken into three distinct groups for ease of analysis and 
these are denoted as "S" for channel lengths from 0.75u - 0.85u for the n-device 
and l.20u - l.30u for the p-device, "N" for channel lengths from 0.65u - 0.75u for 
the n-device and from 1.1 Ou - l.20u for the p-device, and "F" for channel lengths 
from 0.55u - 0.65u for the n-device and fron1 l.OOu - l. lOu for the p-device. 
Analysis of these figures show a 15 percent difference between the actual 
experimental results and those predicted by equation 27. Analytically, equation 
27 was developed with the assun1 ption that the loads on the gates as well as their 
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widths and lengths were the same, however, in our case the loads are different as 
well as the device widths and lengths. These differences are for the most part 
transparent since the ratio of load capacitance to drive current is fairly constant 
throughout each of the stages(and hence the d~lay through each gate is fairly 
constant), however, in the fourth stage the ratio is .significantly higher due to the 
effect of Takeda's capacitive load. An attempt has been made to compensate for 
stage four by subtracting the effect of Takeda 's· load capacitance from the final 
result for propagation delay. 
Since the effects of series parasitic resistances and .interconnect on propagation 
delay were observed to be slight, figures 19 through 22 were used to show the 
degradation of IDs due to ihese effects. These figures represent data taken 
directly from test transistors for 1.25 rnicron CMOS. In order to keep the effect 
of channel length and width on IDs to a n1inin1un1, the data shown was restricted 
to nominal values of channel. length and width. The actual data was summarized 
and a regression line was drawn to con1pare with the predicted results of solving 
equation 26 and equation 3 for/ DSAT. 
The degradation effect on current 1s illustrated in figures 18 and 19 and 
compare with the results predicted from equation 26 with a somewhat larger than 
expected variation. 
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3 .4 Future Work 
Additional analytical development of propagation delay needs to inciude 
the effects of finite inversion layer thickness (critical for thin insulator devices), a 
detailed account .of the dependc nee of threshold voltage on channel length, 
cha_nnel wi_dth, and supply voltage, and a n1ore accurate picture of source/drain 
profiles. 
Continued work 1s needed 1r1- detennining/extracting parameters 
experimentally which have an adverse impact on propagation delay perfonnance 
and in develqping methods which enable a statistically accurate picture. 
62 
CONCLUSIONS 
An attempt was made in this thesis to analytically deve
lop an equation for 
propagation delay performance based on fabrication
 parameters which also 
included some second order effects which become 
more critical as CMOS 
technologies go submicron. Many papers were focused
 on specific second order 
effects, but it seemed that the holistic approach was rare
ly used. 
This thesis compares these separate effects with expe
rimental data from test 
transistors and finally compares propagation delay p
erformance with selected 
fabrication parameters. A limitation \vas encountered i
n that the channel lengths 
were not able to be varied due to non-technic~il producti
on considerations and that 
processing variations had a tendency to skew some of 
the experimental data; As 
stated in the results section, analytical results differed b
y roughly 15 percent from 
experimental findings but· this is attributed predo
minately to the testiIJg 
environn1ent's load capacitance. 
There still remains the task of modelling other second
 order effects into an 
equation for propagation delay and effectively extra
polating data from other 
processing parameters to determine the.ir effect. 
on propagation delay 
performance. 
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